Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency (Synthesis Lectures on Computer Architecture)

Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency (Synthesis Lectures on Computer Architecture)

Product ID: 3031005929 Condition: New

Payflex: Pay in 4 interest-free payments of R452.25. Read the FAQ
R 1,809
includes Duties & VAT
Delivery: 10-20 working days
Ships from USA warehouse.
Secure Transaction
VISA Mastercard payflex ozow

Product Description

Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency (Synthesis Lectures on Computer Architecture)

Technical Specifications

Country
USA
Brand
Springer
Manufacturer
Springer
Binding
Paperback
PartNumber
Refer to Sapnet.
IsAdultProduct
Height
9.2499815
Length
7.51998496
Weight
0.61949895622
Width
0.36
ReleaseDate
2007-12-31T00:00:01Z
NumberOfItems
1